If you have spent any time doing RTL development, you have probably dealt with the nightmare of managing HDL source lists manually. passing filelist arguments …
fusesoc
ip packaging
verilog
category · 1 post
TOOLS
HARDWARE (22)
COMPUTER-ARCHITECTURE (10)
RTL (10)
RISCV (7)
FPGA (6)
PID (6)
PID1 (6)
RUBIKSCUBESOLVER (6)
ROBOTICS (5)
VLSI (5)
ASIC (4)
PHYSICAL-DESIGN (2)
RTL-DESIGN (2)
ALGORITHMS (1)
ANALOG (1)
BLOGGING (1)
DIGITAL-DESIGN (1)
EDA (1)
EMBEDDED-LINUX (1)
EVENTS (1)
GLOBAL PLACEMENT (1)
GRAPHICS (1)
HLS (1)
LOCALIZATION (1)
MACHINE-LEARNING (1)
MIXED-SIGNAL (1)
OPEN-SOURCE (1)
OPENROAD (1)
PERSONAL (1)
REVERSE-ENGINEERING (1)
ROS (1)
TOOLS (1)
VERIFICATION (1)
VERILOG (1)
VLA (1)
ZYNQ (1)