jagadeesh97@root:~$
~/about
~/projects
~/blogs
~/contact
Menu
~/about
~/projects
~/blogs
~/contact
Design & Formal Verification of Parameterizable Fixed-Point CORDIC IP
Formal Verification
View Project
QAM16 Demodulator
View Project
DPLL - Digital Phase-Locked Loop
View Project
Sigma-Delta ADC - Bandpass IF Sampling with Downconversion
View Project
FFT/IFFT
View Project
CIRCULAR MODE TEST
View Project
CIRCULAR MODE PARAM SENSITIVITY REPORT
View Project
HYPERBOLIC MODE TEST
View Project
HYPERBOLIC MODE PARAM SENSITIVITY REPORT
View Project
LINEAR MODE TEST
View Project
LINEAR MODE PARAM SENSITIVITY REPORT
View Project
Documentation