Never - NEural NEtwork in VERilog

Never (NEural NEtwork in VERilog) implements a neural network in Verilog for better hardware acceleration of image processing tasks

Level: Beginner

Status: Ongoing

Type: Individual

Tags: Verilog, HDL, Digital, Image Processing, ML