CircuitNet

PD-aware Machine Learning: Congestion, DRC, IR-Drop and Net Delay Prediction

Applying machine learning directly inside the VLSI physical design (PD) loop — feature engineering, model construction, and training setup.