Rtl Workflow

Packaging RTL IP with FuseSoC: From ALU to Published Core

A practical walkthrough of what an IP core actually is, how to write one in Verilog, and how to package, simulate, and publish it using FuseSoC. the build system that should have existed ten years ago.