RTL

My First Tiny Tapeout: Building a Digital PLL on Sky130

Designing a Simple RTL Block for ASIC vs FPGA: A Pipelined 8-bit MAC

A practical comparison of designing the same hardware block for ASIC and FPGA — architecture, RTL style, constraints, and physical implications.