mj97@root:~$

~/about ~/projects ~/blogs ~/contact

Menu

~/about ~/projects ~/blogs ~/contact

SystemVerilog

Building a Hardware Scan-Line Triangle Rasterizer: From Single-Pixel Core to SIMD Warp Architecture

Jagadeesh Mummana

© 2026 Jagadeesh Mummana

Open to Opportunities

Actively looking for internships
and entry-level positions.

Navigation

~/about ~/projects ~/blogs ~/contact