Designing a Simple RTL Block for ASIC vs FPGA: A Pipelined 8-bit MAC
A practical comparison of designing the same hardware block for ASIC and FPGA — architecture, RTL style, constraints, and physical implications.
Timing Closure
Introduction to VLSI Design Flow: RTL to GDSII
Serial Communications Comparision